ISO-690 (author-date, English)

CHI, Chi Ching, ALVAREZ-MESA, Mauricio, JUURLINK, Ben, CLARE, Gordon, HENRY, Félix, PATEUX, Stéphane und SCHIERL, Thomas, 2012. Parallel Scalability and Efficiency of HEVC Parallelization Approaches. IEEE Transactions on Circuits & Systems for Video Technology. 1 Dezember 2012. Vol. 22, no. 12, p. 1827-1838. DOI 10.1109/TCSVT.2012.2223056.

Elsevier - Harvard (with titles)

Chi, C.C., Alvarez-Mesa, M., Juurlink, B., Clare, G., Henry, F., Pateux, S., Schierl, T., 2012. Parallel Scalability and Efficiency of HEVC Parallelization Approaches. IEEE Transactions on Circuits & Systems for Video Technology 22, 1827-1838. https://doi.org/10.1109/TCSVT.2012.2223056

American Psychological Association 7th edition

Chi, C. C., Alvarez-Mesa, M., Juurlink, B., Clare, G., Henry, F., Pateux, S., & Schierl, T. (2012). Parallel Scalability and Efficiency of HEVC Parallelization Approaches. IEEE Transactions on Circuits & Systems for Video Technology, 22(12), 1827-1838. https://doi.org/10.1109/TCSVT.2012.2223056

Springer - Basic (author-date)

Chi CC, Alvarez-Mesa M, Juurlink B, Clare G, Henry F, Pateux S, Schierl T (2012) Parallel Scalability and Efficiency of HEVC Parallelization Approaches.. IEEE Transactions on Circuits & Systems for Video Technology 22:1827-1838. https://doi.org/10.1109/TCSVT.2012.2223056

Juristische Zitierweise (Stüber) (Deutsch)

Chi, Chi Ching/ Alvarez-Mesa, Mauricio/ Juurlink, Ben/ Clare, Gordon/ Henry, Félix/ Pateux, Stéphane/ Schierl, Thomas, Parallel Scalability and Efficiency of HEVC Parallelization Approaches., IEEE Transactions on Circuits & Systems for Video Technology 2012, 1827-1838.

Bitte prüfen Sie die Zitate auf Korrektheit, bevor Sie diese in Ihre Arbeit einfügen.